Looks like decode logic. Core memory doesn’t need refresh like DRAM. It does need to be restored after reading, but it’s hard to say if this board implements that step or the CPU.